bus

(redirected from bus architecture)
Also found in: Dictionary, Medical, Encyclopedia.
Graphic Thesaurus  🔍
Display ON
Animation ON
Legend
Synonym
Antonym
Related
  • all
  • noun
  • verb

Synonyms for bus

the topology of a network whose components are connected by a busbar

a car that is old and unreliable

send or move around by bus

Related Words

ride in a bus

Related Words

remove used dishes from the table in restaurants

Related Words

References in periodicals archive ?
As the demands on PCI have increased, the limitations inherent in bus architecture are creating an overall system bottleneck.
PCI Express expansion bus architecture is now used with increasing frequency by leading server manufacturers.
In contrast, Ultra320 SCSI's shared bus architecture is restricted to 320 MB/sec for all attached devices.
According to IBM, an industry-standard bus architecture would enable chip manufacturers to mix and match a range of IP modules or cores developed by chip designers, speeding SOC development time and boosting functionality.
Development of the ATA/ATAPI-7 specification, an update of the parallel bus architecture that provides up to 133MB/sec, is currently being finalized (see www.
It was determined that no single vendor could meet their needs with a single solution, thus, the project was divided into two distinct components: 1) real-time application-independent data capture, and 2) an enterprise message bus architecture with a Complex Event Processing (CEP) engine for developing the fraud detection rules.
The JasPar consortium (Japan Automotive Software Platform Architecture), which was initiated by leading Japanese car makers Denso, Honda, Nissan and Toyota, is responsible for defining a uniform, interchangeable high-speed bus architecture for the Japanese car industry.
With a performance rivaling and far surpassing most high-end desktop workstations currently in the market, the 17", 1920x1200 UltraSpeed LCD Display Hollywood Pro features Intel's new workstation processor architecture, with a 4MB L2 cache shared between each of its two cores and a 1333MHz Dual-Independent Bus architecture with a core clock speed of 3.
The FS2620 also features Dual-PCI bus architecture that provides double the bandwidth, an efficient and sophisticated memory controller, and a custom ASIC designed to optimize data processing and streaming.
The fact that it is plug-and-play and the bus architecture is peer to peer (does not require a "master" node) make adoption of the bus easy for both the manufacturer and the end user.
25A of output current and is ideally suited to power downstream POL converters in Intermediate Bus Architecture (IBA) applications.
NitroVP has been used by leading electronics companies worldwide to understand SoC architecture issues such as bus architecture strategies, software/hardware interaction, component sizing, performance bottlenecks, and other partitioning and/or performance considerations.